Wave – The Universal GPU ISA

2026-05-29

Link: https://wave.ojima.me/

HN Discussion: 3 points, 1 comments

GPU programming has a dirty secret: there is no real portability. CUDA owns NVIDIA, ROCm flails at AMD, Metal lives on Apple silicon, and SPIR-V is a compiler IR rather than something humans target. Anyone shipping GPU code today either picks a vendor lock-in, writes their kernels three times, or routes through a higher-level abstraction (Triton, MLIR, JAX) that ultimately punts the problem down to a vendor backend. The hardware itself is more similar than the software stacks pretend — SIMT execution, warp/wavefront scheduling, shared memory hierarchies — but the ISAs diverge in ways that make a true write-once kernel impossible.

Wave is staking out an ambitious position: a universal GPU instruction set architecture. Not another compute language, not another IR — an ISA. That is a meaningfully different claim. If the project delivers anything close to what the title promises, it would be the GPU world's equivalent of what RISC-V is doing to CPU ISAs: a clean, vendor-neutral target that hardware vendors could implement and compilers could trust.

What a technical reader should look for on the site:

Even if Wave never becomes a hardware target, a well-designed common ISA is genuinely useful as a portable assembly layer — the place where Triton, Mojo, and JAX backends could converge instead of each maintaining N vendor-specific lowerings. That is roughly the role LLVM IR plays for CPUs, and the GPU world has been waiting for a credible equivalent for a decade.

One point and one comment is criminal for something tackling a problem this load-bearing for the entire ML and HPC ecosystem. Worth at least clicking through to see how serious the proposal is.

Why it deserves more upvotes: A credible attempt at a vendor-neutral GPU ISA would reshape the entire compute stack — this is the kind of foundational proposal HN exists to surface.

All newsletters